

Fig.1




Fig.2




Fig.3




Fig.4




Fig.5(a)

target net list

```

1.  MP1 c c AVDD AVDD pchhvt l=1u w=5u
2.  MN1 c a b 0 nchhvt l=1u w=5u
3.  R1 b 0 10k
4.  XOP1 VREF b a ENABLE1 OP
5.
6.  MP2 DOUT d VDD VDD pchlvt l=1u w=2u
7.  MN2 DOUT d 0 0 nchlvt l=1u w=1u
8.  XTBUF1 DIN d ENABLE2 TBUF
9.
10. .SUBCKT OP P N A E
11. MP01 1 2 3 4 pchhvt l=1u w=5u
12. MN01 5 6 7 8 nchhvt l=1u w=5u
13. :
14. .END OP
15.
16. .SUBCKT TBUF IN OUT E
17. MP01 1 2 3 4 pchlvt l=1u w=2u
18. MN01 5 6 7 8 nchlvt l=1u w=1u
19. :
20. .END TBUF
21.
22. .end
  
```

Fig.5(b)




Fig.5(c)

post-conversion net list

```

1.  MP1 c c AVDD AVDD pchhvt l=1u w=5u
2.  MN1 c a b      0      nchhvt l=1u w=5u
3.  R1   b 0 10k
4.  XOP1 VREF b a ENABLE1 OP
5.
6.  MP2 DOUT d VDD VDD pchlvt l=1u w=2u
7.  MN2 DOUT d 0    0      nchlvt l=1u w=1u
8.  XTBUF1 DIN d ENABLE2 TBUF
9.
10. .SUBCKT OP P N A E
11. MP01 1 2 3 4 pchhvt l=1u w=5u
12. MN01 5 6 7 8 nchhvt l=1u w=5u
13.   :
14. R0P000 2 AVDD 100T
15. R0P001 2 0      100T
16. R0P002 6 AVDD 100T
17. R0P003 6 0      100T
18. .END OP
19.
20. .SUBCKT TBUF IN OUT E
21. MP01 1 2 3 4 pchlvt l=1u w=2u
22. MN01 5 6 7 8 nchlvt l=1u w=1u
23.   :
24. RTBUF000 2 VDD 100T
25. RTBUF001 2 0      100T
26. RTBUF002 6 VDD 100T
27. RTBUF003 6 0      100T
28. .END TBUF
29.
30. R1000 c AVDD 100T
31. R1001 c 0      100T
32. R1002 a AVDD 100T
33. R1003 a 0      100T
34. R1004 d VDD 100T
35. R1005 d 0      100T
36. R1006 d VDD 100T
37. R1007 d 0      100T
38.
39. .end

```

resistor element
name database

```

R1
R0P000:OP
R0P001:OP
R0P002:OP
R0P003:OP
RTBUF000:TBUF
RTBUF001:TBUF
RTBUF002:TBUF
RTBUF003:TBUF
R1000
R1001
R1002
R1003
R1004
R1005
R1006
R1007

```

Fig.6




Fig.7




Fig.8




Fig.9




Fig.10(a)




Fig.10(b)




Fig.10(c)





Fig.11






Fig.12

Fig.13




Fig.14




Fig.15




Fig.16




Fig.17




Fig.18




Fig.19




Fig.20

post-conversion net list

```

1.  XMP1 c c AVDD AVDD PHVT PARAMS:LPH=1u, WPH=5u
2.  XMN1 c a b      0      NHVT PARAMS:LNH=1u, WNH=5u
3.  R1   b 0 10k
4.  XOP1 VREF b a ENABLE1 OP
5.
6.  XMP2 DOUT d VDD VDD PLVT PARAMS:LPL=1u, WPL=2u
7.  XMN2 DOUT d 0   0   NLVT PARAMS:LNL=1u, WNL=1u
8.  XTBUF1 DIN d ENABLE2 TBUF
9.
10. .SUBCKT OP P N A E
11.  XMP01 1 2 3 4 PHVT PARAMS:LPH=1u, WPH=5u
12.  XMN01 5 6 7 8 NHVT PARAMS:LNH=1u, WNH=5u
13.  :
14. .END OP
15.
16. .SUBCKT TBUF IN OUT E
17.  XMP01 1 2 3 4 PLVT PARAMS:LPH=1u, WPH=2u
18.  XMN01 5 6 7 8 NLVT PARAMS:LNH=1u, WNH=1u
19.  :
20. .END TBUF
21.
22. .SUBCKT PHVT D G S B PARAMS:LPH=1u, WPH=1u
23.  MPH D G S B pchhvt l=LPH w=WPH
24.  RPH1 G AVDD 100T
25.  RPH2 G 0      100T
26. .END PHVT
27.
28. .SUBCKT NHVT D G S B PARAMS:LNH=1u, WNH=1u
29.  MNH D G S B nchhvt l=LNH w=WNH
30.  RNH1 G AVDD 100T
31.  RNH2 G 0      100T
32. .END NHVT
33.
34. .SUBCKT PLVT D G S B PARAMS:LPL=1u, WPL=1u
35.  MPL D G S B pchlvt l=LPL w=WPL
36.  RPL1 G VDD 100T
37.  RPL2 G 0      100T
38. .END PLVT
39.
40. .SUBCKT NLVT D G S B PARAMS:LNL=1u, WNL=1u
41.  MNL D G S B nchlvt l=LNL w=WNL
42.  RNL1 G VDD 100T
43.  RNL2 G 0      100T
44. .END NLVT
45.
46. .end

```

48

number of
replaced
transistors

43

AVDD:2
AVDD:2 OP:1
VDD: 2
VDD: 2 TBUF:1

Fig.21




Fig.22




Fig.23




Fig.24




Fig.25




Fig.26(a)

target net list

```

1.  MP1 c c AVDD AVDD pchhvt l=1u w=5u
2.  MN1 c a b      0      nchhvt l=1u w=5u
3.  R1  b 0 10k
4.  XOP1 VREF b a ENABLE1 OP
5.
6.  XINV1 d DOUT INV
7.  XTBUF1 DIN d ENABLE2 TBUF
8.
9.  .SUBCKT OP P N A E
10. MP01 1 2 3 4 pchlvt l=1u w=5u
11. MN01 5 6 7 8 nchlvt l=1u w=5u
12.  :
13. .END OP
14.
15. .SUBCKT TBUF IN OUT E
16. MP01 1 2 3 4 pchlvt l=1u w=2u
17. MN01 5 6 7 8 nchlvt l=1u w=1u
18.  :
19. .END TBUF
20.
21. .SUBCKT INV IN OUT
22. MP2 OUT IN VDD VDD pchlvt l=1u w=2u
23. MN2 OUT IN 0    0    nchlvt l=1u w=1u
24. .END INV
25.
26. .end

```

Fig.26(b)




Fig.26(c)




Fig.26(d)




Fig.26(e)




Fig.26(f)

post-conversion net list

58

```

1.  MP1 c c AVDD AVDD pchhvt l=1u w=5u
2.  MN1 c a b      0      nchhvt l=1u w=5u
3.  R1   b 0 10k
4.  XOP1 VREF b a ENABLE1 OP
5.
6.  XINV1 d DOUT INV
7.  XTBUF1 DIN d ENABLE2 TBUF
8.
9.  .SUBCKT OP P N A E
10. MP01 1 2 3 4 pchhvt l=1u w=5u
11. MN01 5 6 7 8 nchhvt l=1u w=5u
12.      :
13. R0P000 2 AVDD 100T
14. R0P001 2 0      100T
15. R0P002 6 AVDD 100T
16. R0P003 6 0      100T
17. .END OP
18.
19. .SUBCKT TBUF IN OUT E
20. MP01 1 2 3 4 pchlvt l=1u w=2u
21. MN01 5 6 7 8 nchlvt l=1u w=1u
22.      :
23. .END TBUF
24.
25. .SUBCKT INV IN OUT
26. MP2 DOUT d VDD VDD pchlvt l=1u w=2u
27. MN2 DOUT d 0      0      nchlvt l=1u w=1u
28. .END INV
29.
30. R1000 c AVDD 100T
31. R1001 c 0      100T
32. R1002 a AVDD 100T
33. R1003 a 0      100T
34. R1004 d VDD 100T
35. R1005 d 0      100T
36. R1006 DIN VDD 100T
37. R1007 DIN 0      100T
38.
39. .end

```

resistor element
name database

56'

```

R1
R0P000:OP
R0P001:OP
R0P002:OP
R0P003:OP
R1000
R1001
R1002
R1003
R1004
R1005
R1006
R1007

```

Fig.27




Fig.28




Fig.29




Fig.30




Fig.31




Fig.32




Fig.33




Fig.34




Fig.35




Fig.36(a)

transistor |IDS| database

20 μ A	MP1
20 μ A	MN1
5 μ A	MP2
5 μ A	MN2
1 nA	OP1/MP01
1 nA	OP1/MN01
1 nA	INV1/MP2
1 nA	INV1/MP2
1 nA	TBUF1/MP01
1 nA	TBUF1/MP01

302

Fig.36(b)




Fig.37(a)




Fig.37(b)




Fig.38

